Skip to main content
. 2023 Mar 12;14(3):640. doi: 10.3390/mi14030640

Figure 3.

Figure 3

Finite element simulation model and mesh configuration. (a) Geometry model; (b) Grid partition; (c) The impact of the silicon substrate mesh size on the key wire temperature; (d) The impact of the wire and pad mesh size on the key wire temperature.