

# **Energy-Efficient Hardware Implementation of Fully Connected Artificial Neural Networks Using Approximate Arithmetic Blocks**

**Mohammadreza Esmali Nojehdeh[1](http://orcid.org/0000-0003-2635-5312) · Mustafa Altun[1](https://orcid.org/0000-0002-3103-1809)**

Received: 11 November 2022 / Revised: 19 March 2023 / Accepted: 20 March 2023 © The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023

# **Abstract**

In this paper, we explore efficient hardware implementation of feedforward artificial neural networks (ANNs) using approximate adders and multipliers. Due to a large area requirement in a parallel architecture, the ANNs are implemented under the time-multiplexed architecture where computing resources are re-used in the multiply accumulate (MAC) blocks. The efficient hardware implementation of ANNs is realized by replacing the exact adders and multipliers in the MAC blocks by the approximate ones taking into account the hardware accuracy. Additionally, an algorithm to determine the approximate level of multipliers and adders due to the expected accuracy is proposed. As an application, the MNIST and SVHN databases are considered. To examine the efficiency of the proposed method, various architectures and structures of ANNs are realized. Experimental results show that the ANNs designed using the proposed approximate multiplier have a smaller area and consume less energy than those designed using previously proposed prominent approximate multipliers. It is also observed that the use of both approximate adders and multipliers yields, respectively, up to 50% and 10% reduction in energy consumption and area of the ANN design with a small deviation or better hardware accuracy when compared to the exact adders and multipliers.

**Keywords** Approximate multiplier · Approximate adder · Multiply accumulate (MAC) · Artificial neural network (ANN)

Mustafa Altun altunmus@itu.edu.tr

This paper is an extension of work originally presented in ISVLSI2020 [\[18\]](#page-22-0).

B Mohammadreza Esmali Nojehdeh nojehdeh@itu.edu.tr

<sup>&</sup>lt;sup>1</sup> Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey

# **1 Introduction**

In recent years, artificial neural networks (ANNs) have achieved a remarkable performance in different research areas, including medical image processing [\[30\]](#page-22-1), face detection [\[29\]](#page-22-2), semantic segmentation [\[38\]](#page-23-0), and control systems [\[6](#page-21-0)[–10\]](#page-22-3). COVID-19 mathematical model by artificial intelligence in [\[43\]](#page-23-1) shows the vast applicability of this method. Recent developments in Graphics Processing Units (GPUs) and Central Processing Units (CPUs) provide generous memory resources and high computation speeds for training and operation of ANNs. However, for portable devices, due to their limited memory, the number of processing units, and the battery capacity, the realization of ANNs in these devices is impractical. Here, the main concern is to reduce the ANN hardware complexity taking into account the hardware accuracy. The term hardware accuracy refers to the accuracy that is calculated by the gate level simulation results.

An investigation of ANNs complexity reduction within the literature shows that studies are categorized at the software level and hardware level commonly. Some valuable studies provide a survey of the topic's progress [\[16](#page-22-4), [33](#page-23-2)]. At the software level, apart from hardware consideration, the determination of ANNs structure during the training process is intended to obtain a network with minimum parameters. On the other hand, at the hardware level, distinct from the software side, different techniques are employed for reducing the hardware cost of bulky ANNs. Consequently, training based on devoted hardware and applicable hardware modeling through the software provide helpful results to diminish ANNs complexity.

At the software level, [\[22\]](#page-22-5) provides a theoretical analysis of quantization error. In this study, by focusing on the derivation of finite precession error analysis techniques, the minimum bit number for forward retrieving and back-propagation is calculated. Binary weight network and XNOR networks are proposed in [\[42\]](#page-23-3). These two approximations are exploited to realize the standard convolution neural networks. Logarithmic computation concept is presented in [\[26,](#page-22-6) [47](#page-23-4)]. This encoding method enables ANNs to eliminate bulky digital multipliers. Determining logarithmic values for weights during the training process aids to replacing of digital multipliers by shift operations with acknowledging that the multiplicands are constant in power-two numbers. By considering that ANNs consist of multiplication of different matrices, optimizing the loops is another approach to accelerating network [\[28\]](#page-22-7), where optimum sharing of these partial terms in the multiple constant multiplications reduces hardware complexity [\[2,](#page-21-1) [3](#page-21-2)]. Beyond synthesis methods, other approaches like stochastic and approximate neural networks are common in literature. Applying stochastic computational units in neural networks results in error maintains within 10 percent of floating-point implementation [\[14\]](#page-22-8). The accuracy of stochastic computation may not be comparable with the conventional method, but low circuit area and power consumption make this method favorable for hardware implementation.

At the hardware level, different field-programmable gate array (FPGA) and application-specific integrated circuit (ASIC) circuits are investigated for accelerating network. To overcome the problem of memory access in large ANNs, a custom multi-chip machine-learning architecture is introduced in [\[15](#page-22-9)]. A specialized chip consists of a microcontroller, accelerator, and on-chip SRAM is introduced for always-on subsystems of mobile/Internet of Things (IoT)devices in [\[27\]](#page-22-10). Also, apart from customized chips, different hardware architectures by focusing on arithmetic operations are exploited to hinder the bulky area problem of ANNs.

ANNs realization under multiplier accumulated (MAC) units reusing is an approach to reduce hardware occupied area and power consumption by considering an increase in delay. According to MAC-based implementation, ANN hardware structure can classify into two models: axonal-based [\[11](#page-22-11)] and dendritic-based [\[1,](#page-21-3) [40](#page-23-5)] models. For axonal-based model, every single input of layers is multiplied by related weights of all neurons of the layer, and all outputs calculate simultaneously; as a result, for axonal-based model obtaining all inputs at the same time is unnecessary. However, for accumulating different multiplication results, extra memory is essential. On the other hand, in dendritic-based model, the value of the next neuron is calculated by multiplying all inputs with related neuron weights and accumulating them. This method results in the sequential generation of outputs, and every step of calculation needs to obtain all inputs to start. In [\[41](#page-23-6)], by combining these two architecture, parallel computing is enabled in two successive layers to achieve smaller latency in the computing time of the whole network.

Since the multiplier is the core block of MAC and dominates calculation time, so designing the multipliers has become an important consideration. Conventional multipliers consist of an array of full adders (FA) to add partial products and final adders. Exploiting Wallace tree structure with different compressors leads to delay reduction in multipliers.

Based on the error-tolerant inherency of neural networks, approximate neural networks or ANNs with approximate blocks are a favorable approach to realize ANNs, where the tradeoff between hardware complexity and accuracy is explored through the approximate level. Approximation for both computation and memory access is investigated in [\[51](#page-23-7)]; also, the impact of neurons on the output quality is determined to approximate the computation and memory accesses of less critical neurons. This technique leads to achieving maximum efficiency under a given quality constraint.

The exact adders and multipliers in the MAC blocks are replaced by the approximate ones in [\[18](#page-22-0)]. The exploitation of approximate units yields, respectively, up to 64% and 43% reduction in energy and area of the ANN design for Pendigit dataset with a slight decrease in the hardware accuracy. An evaluation of a large pool of approximate multipliers consisting of 100 deliberately designed and 500 Cartesian Genetic Programmings (CGP)-based multipliers in ANNs, is accomplished in [\[5](#page-21-4)]. Also, to determine the critical features of multipliers in ANNs, different error parameters' efficacy is investigated. According to this study, the CGP-based multipliers introduced in [\[34](#page-23-8)] are better suited to the investigated ANN.

Beyond the hardware architecture, there are different methods which are related to ANNs based on the application, such as convolutional neural networks (CNNs), recurrent neural networks (RNNs) and multilayer perceptrons (MLPs)-based networks. Since our priority is energy efficiency, we focus on MLPs, which provide better energy scaling [\[27](#page-22-10), [49](#page-23-9)]. Each layer that comprises MLP has a computational workload, which is composed of relatively basic operations, i.e., multiplication, addition, and activation. As the network is layered, arithmetic operations run in a pipeline (feed-forward)



<span id="page-3-1"></span>**Fig. 1** ANN mathematical model for layers

by axonal-based model, where inputs of one layer wait for the outputs of the previous layer.

In this paper, ANNs are implemented under two different architectures using MAC blocks to explore the area and latency tradeoff. In the first one, called *SM AC*\_*NEURON*, a single MAC is used to realize each neuron computation in each layer, and in the second one, called *SM AC*\_*ANN*, a single MAC is used to implement the whole ANN. Moreover, we present efficient hardware implementation of ANNs under the time-multiplexed architectures using approximate adders and multipliers taking into account the ANN hardware accuracy. To examine the performance of the proposed method, the exact adders and multipliers in the MAC blocks and parallel units are replaced by the approximate ones. Furthermore, we introduce an algorithm to determine the approximate level of multipliers and adders where the tradeoff between the hardware complexity and accuracy can be explored by leveraging the approximation level of blocks. We note that the generation of an approximate multiplier and adder with different bitwidths of inputs under the given approximation level can be done in linear time as opposed to the methods of [\[13,](#page-22-12) [34](#page-23-8)]. As shown in [\[51](#page-23-7)], the ANN hardware complexity can be significantly reduced by using approximate multipliers with different approximation levels for the neuron computations at different layers. Experimental results indicate that the ANNs including the proposed approximate multiplier occupy less area and consume less energy than the exact versions with a small degradation in the accuracy. It is also shown that the ANN hardware complexity can be further reduced by using approximate adders.

The rest of this paper is organized as follows. Background concepts and related work are given in Sect. [2.](#page-3-0) Section [3](#page-6-0) presents the MAC-based design architectures. In Sect. [4,](#page-9-0) the implementation of approximate adders and multipliers is described. Section [5](#page-14-0) presents the experimental results, and finally, Sect. [6](#page-21-5) concludes the paper.

### <span id="page-3-0"></span>**2 Background**

#### **2.1 ANN Concept**

Arithmetic operations of ANN are illustrated in Fig. [1;](#page-3-1) also Fig. [2a](#page-4-0) represents the fundamental block of ANN, i.e., neuron, which sums the multiplication of input variables by weights, adds the bias value to this summation and propagates this result to the activation function. In mathematical terms, the neuron is described as  $y = \sum_{i=1}^{n} \omega_i x_i$ 



<span id="page-4-0"></span>**Fig. 2 a** Artificial neuron; **b** ANN with two hidden layers



<span id="page-4-1"></span>**Fig. 3** MAC block in the neuron computation

and  $z = \phi(y + b)$  where *n* denotes the number of inputs and weights. Figure [2b](#page-4-0) presents an ANN design including hidden and output layers where each circle denotes a neuron.

Observe from Fig. [2](#page-4-0) that adders and multipliers are frequently used in ANNs and dominate the hardware complexity. To reduce the ANN design area, taking into account an increase in latency, ANNs can be designed under the time-multiplexed architecture using MAC blocks. Figure [3](#page-4-1) shows a MAC-based realization of the neuron computation given in Fig. [2a](#page-4-0), reusing the multiplication and addition operations. In this figure, clock and reset signals are omitted for the sake of clarity. Observe that the multiplication of a weight by an input variable is realized at a time synchronized by the control block and is added to the accumulated value stored in the register *R*. We note that the control logic is actually a counter that counts between 1 and *n*. Under this architecture, the neuron computation is obtained after  $n + 1$  clock cycles.

The design complexity of the MAC block depends on the size of the counter and multiplexers, determined by the number of weights and input variables, on the size of the multiplier, determined by the maximum bitwidths of the input variables and weights, and on the size of adder and register, determined by the bitwidth of the inner product of inputs and weights, i.e.,  $y = \sum_{i=1}^{n} w_i x_i$ .

# **2.2 ANN Structure**

An ANN is comprised of a network of neurons which are connected to each other. The weight and bias values of ANN are determined in a training phase where the error between the desired and actual response is reduced using an iterative optimization algorithm. During training, inputs are generally normalized between −1 and 1. Such normalization may decrease the training run-time and yield an ANN with a fewer number of neurons and layers when compared to the ANN trained with un-normalized inputs, both achieving similar accuracy. Furthermore, the test data are used to provide an unbiased evaluation of the final model after the training process, and the accuracy, or misclassification rate, is computed as a performance metric [\[21](#page-22-13)].

#### **2.3 ANN Implementation**

To reduce the ANN hardware complexity, in [\[17](#page-22-14), [44](#page-23-10)], it is shown that the weights of ANNs can be determined to include a small number of nonzero digits in training, and hence, their multiplications by input variables can be realized using a small number of adders and subtractors. The floating-point weights in each layer are quantized dynamically, and the fixed-point weights are expressed in binary representation in [\[46](#page-23-11)].

To reduce the high latency of the MAC block, a delay-efficient structure, which uses accumulators and carry-save adders, was introduced in [\[36](#page-23-12)]. Efficient implementation of ANN designs using MAC blocks on FPGAs was introduced in [\[36](#page-23-12)]. Recently, MAC blocks have been used in the realization of neuromorphic cores using two models, namely axonal-based and dendritic-based [\[12](#page-22-15)]. A post-training method and a multiplierless design technique that can reduce the design complexity of a time-multiplexed ANN are given in [\[3](#page-21-2)].

### **2.4 Approximate Adders and Multipliers**

Approximate computing refers to a class of methods that relax the requirement of exact equivalence between the specification and implementation of a computing system [\[20](#page-22-16)]. This relaxation allows trading the accuracy of numerical outputs for reductions in area, delay, or power dissipation of the design [\[35](#page-23-13), [45](#page-23-14)]. Due to a high error tolerance in ANNs, the use of approximate multipliers in ANNs is an alternative way for the reduction of the ANN hardware complexity [\[5](#page-21-4)].

By increasing the number of the erroneous results in 1-bit full adder's truth table, the complexity of the designs decreases; based on this, three different 1-bit approximate full adders are proposed [\[32\]](#page-23-15). In [\[19,](#page-22-17) [50\]](#page-23-16), at the transistor level, approximate 1-bit adders are derived from the conventional mirror adders and XOR/XNOR-based adders by removing transistors and/or replacing some parts of the adders with a small circuitry; then, a generic approximate adder is implemented using approximate 1-bit adders. In [\[13](#page-22-12), [34\]](#page-23-8), at the gate level, design tools are generated to develop efficient approximate adders. Motivated by the drawbacks of approximation methods at the transistor and gate level, a systematic synthesis technique based on a new error calculation method is introduced in [\[39](#page-23-17)].

In [\[34\]](#page-23-8), the CGP method is used to generate approximate multipliers. The deliberately designed approximate multiplier of [\[5\]](#page-21-4) is obtained through simplifications in the truth table of the multiplication operation. A novel approximate multiplier based on the input probabilities of 1-bit adders is proposed in [\[39](#page-23-17)]. Different approaches based on the shifting and adding operations are investigated to reduce the complexity of the multiplier. For example, the Karatsuba method based on Indian Vedic mathematics separates the operands into two sections and then generates the output by employing 4 small bit length multipliers. This algorithm possesses two accumulators and a shifter to obtain the final result. A novel algorithm by removing a multiplier and adding an accumulator in Karatsuba multipliers is proposed in [\[24](#page-22-18)]. Also, the approximate version of the proposed multiplier for image processing application is achieved. The simplification in the compressor for the Dadda structure is another method to reduce the complexity of the multipliers, whereby approximating the compressor, the hardware's complexity in cost of accuracy decreases and an approximate multiplier is achieved [\[31\]](#page-23-18).

# <span id="page-6-0"></span>**3 MAC-Based ANN Design**

Following the determination of the floating-point weight and bias values in the training phase, they are converted to integers since the floating-point multiplication and addition operations occupy more area and consume more energy than their integer counterparts [\[23\]](#page-22-19). This conversion is simply done by multiplying each floating-point weight and bias value by  $2<sup>q</sup>$ , where *q* denotes the minimum quantization factor.

To determine minimum quantization factor *q*, the following steps are obtained.

- 1. Set the quantization value,  $q$ , and the related ANN accuracy in hardware,  $ha(q)$ , to  $0$
- 2. Increase *q* value by 1.
- 3. Convert each floating-point weight value to an integer by multiplying it by 2*<sup>q</sup>* , and find the least integer greater than or equal to this multiplication result.
- 4. Compute  $ha(q)$  value on the validation data-set using the integer weight values.
- 5. If  $ha(q) ha(q 1)$  is greater than 0.1%, go to Step 2.
- 6. Otherwise, return  $q$  as the minimum quantization value.

The obtained value is the settle point of the accuracy based on the desired deviation. The floating-point system is employed in the training process, but the integer number system is preferable in constrained resource deployments. Integer-based systems have a superior performance in terms of consumed power and energy. In contrast, they have a lesser number of representations, which results in a loss of accuracy when compared to long bit-representation systems. Figure [4](#page-7-0) illustrates that the network's accuracy increases as the bit length increases.

Power dissipation and hardware accuracy of different quantization values for a trained ANN are shown in Fig. [4.](#page-7-0) This demonstration is a primitive graph to show the bitwidth's impact on power consumption. To avoid the complexity of different structures, we chose Pendigit as an application. The exploited architecture is parallel, where 16 neurons form a hidden layer. Consider that this network's size is negligible compared to the investigated network in Sect. [6.](#page-21-5) As expected, the power dissipation soars by incrementing the quantization value, and the accuracy value settles after some steps. The settling point is chosen based on the expected performance of the application.



<span id="page-7-0"></span>**Fig. 4** Power dissipation and hardware accuracy value in terms of quantization values

In following, the SMAC NEURON and SMAC ANN design architectures are described in detail.

# <span id="page-7-2"></span>**3.1** *SMAC\_NEURON* **Architecture**

Figure [5](#page-8-0) presents the neuron computations at the (*k*th) layer of an ANN using *m* MAC blocks and a common control block where *m* and *n* denote the number of outputs (or neurons) and inputs at this layer, respectively. The control block synchronizes the multiplication of input variables by the associated weights. Assuming that an ANN includes  $\eta_i$  neurons at each layer, where  $1 \le i \le \lambda$  and  $\lambda$  denotes the number of layers, the required number of MAC blocks is  $\sum_{i}^{\lambda} \eta_i$ , i.e., the total number of neurons. Note that the complexity of operations and registers in the MAC blocks is determined by the number of inputs and outputs at each layer and the weight values related to each neuron of each layer.

The complexity of the control block is determined by the number of inputs at each layer. Since the neuron computations are obtained layer by layer, the neuron computations in the latter layer are started after the ones in the former layer are finished. This is accomplished by producing an output signal at each layer indicating that all neuron computations have been obtained. By doing this, we are able to reduce power dissipation and also stop the hardware from performing any further computations that are not necessary. The computation of whole ANN with λ layers and ι*i* inputs at each layer, where  $1 \le i \le \lambda$ , is obtained after  $\sum_{i}^{\lambda} (i_i + 1)$  clock cycles.

#### <span id="page-7-1"></span>**3.2** *SMAC\_ANN* **Architecture**

Figure [6](#page-8-1) shows the ANN design using a single MAC block, where the clock and reset signals are omitted for the sake of clarity. In this figure, the control block includes three counters to synchronize the multiplication of a weight by an input variable, the addition of a bias value to each inner product, and applying of the activation function. These counters are associated with the number of layers, the number of inputs at each layer, and the number of outputs (or neurons) at each layer. Note that the variables



<span id="page-8-0"></span>**Fig. 5** Neuron computations at the *kth* layer of ANN using MAC blocks



<span id="page-8-1"></span>**Fig. 6** ANN design using a single MAC block

 $X_1, X_2, \ldots, X_n$  denote the primary inputs of ANN, and these variables are multiplied by the related weights during the computations at the first hidden layer. While the maximum number of inputs determines the size of multiplexers for the input variables at all layers, the size of multiplexers for the weight and bias values are defined by the total number of weight and bias values, respectively. The maximum bitwidth among all input variables and weights determines the MAC block's multiplier size.



<span id="page-9-1"></span>**Fig. 7** Ripple carry adder

The maximum bitwidth of the addition of weights by input variables throughout the entire ANN determines the size of the adder and register. Moreover, the number of registers used to store the outputs at each layer is determined by the maximum number of outputs at each layer. We note that the computation of whole ANN with λ layers, ι*i* inputs at each layer, and  $\eta_i$  neurons at each layer, where  $1 \le i \le \lambda$ , is obtained after  $\sum_{i}^{\lambda} (i_i + 2)\eta_i$  clock cycles.

# <span id="page-9-0"></span>**4 Implementation of ANNs Using Approximate Arithmetic Units**

In this section, we present the approximate adder of [\[39\]](#page-23-17) and multipliers of [\[34,](#page-23-8) [39\]](#page-23-17) used in the ANN designs, introduce an approximate multiplier and describe the implementation of ANNs using approximate adders and multipliers.

# **4.1 Approximate Adder**

Figure [7](#page-9-1) illustrates an *n*-bit ripple carry adder which consists of *n* 1-bit full adders (FAs). In this figure, *A*, *B*, and carry-in (*Cin*) represent the input bits of FA and *Sum*, and carry-out (*Cout*) denote its output bits. The truth table of 1-bit FA is given in Table [1.](#page-10-0) In the related studies on approximate ripple carry adders [\[13,](#page-22-12) [50\]](#page-23-16), it is assumed that simultaneous errors on both *Sum* and *Cout* outputs of FA may generate a larger erroneous result on the adder output than an error on a single output. However, this assumption neglects the fact that while an error on one output of an FA block increases the error at the adder output, another error on the other output may decrease the error. For example, as given in Table [1,](#page-10-0) on the entry of  $ABCin = 010$  for the approximate 1-bit adder APAD1, both errors on the outputs of FA generate only an error with a magnitude of 1. Thus, alternating errors on both the *Sum* and *Cout* outputs can provide an opportunity to simplify the hardware complexity of an approximate 1-bit adder. Based on this fact, 4 approximate 1-bit adders (APADs) with different error values and hardware complexity are introduced in [\[39\]](#page-23-17). The truth tables of these APADs are given in Table [1.](#page-10-0) To obtain an *n*-bit approximate ripple carry adder, a synthesis method that replaces the exact FAs by APADs is presented in [\[39](#page-23-17)].

<span id="page-10-0"></span>



<span id="page-11-1"></span>**Fig. 8 a** Exact 4-bit unsigned multiplier; **b** approximate 4-bit unsigned multiplier with the least significant 3 bits are set to logic value 0

### **4.2 Approximate Multipliers**

The implementation of an exact multiplier consists of two stages, *i.e.*, partial product generation using and gates and accumulation of these partial products using half adders  $(HAs)^{1}$  $(HAs)^{1}$  $(HAs)^{1}$  and FAs. An exact 4-bit unsigned multiplier structure is shown in Fig. [8a](#page-11-1), where rectangular blocks with 2 and 3 entries denote an HA and FA, respectively.

In the design of an approximate multiplier, based on the probability of occurrences of logic 0 and 1 at the outputs of each HA and FA, the synthesis tool of [\[39\]](#page-23-17) replaces exact HA and FA blocks in the by their approximate versions that are called probability based approximate multipliers (PBAM). Also, the CGP method of [\[34](#page-23-8)] generates approximate multipliers derived from the exact multipliers.

In addition to these approximate multipliers, we propose another one, called LEBZAM, which is implemented by setting  $r$  least significant outputs of an exact multiplier to zero, where  $r$  denotes its approximation level. The synthesis method is described as follows: (1) set *r* least significant outputs of the exact multiplier to 0; (2) eliminate all the FA and HA blocks required to realize *r* least significant outputs of the exact multiplier. Figure [8b](#page-11-1) illustrates the realization of 4-bit approximate multiplier when  $r$  is 3.

We note that given the approximation level and the bitwidths of the inputs, an approximate multiplier LEBZAM can be easily obtained as opposed to the approximate multipliers of [\[13,](#page-22-12) [34](#page-23-8)]. Thus, by using approximate multipliers with different sizes and approximation levels in the MAC blocks of ANN designs under the architectures presented in Sect. [3,](#page-6-0) a significant reduction in the ANN hardware complexity can be achieved by taking into account the hardware accuracy. Similarly, by using approximate adders of [\[39\]](#page-23-17), the ANN hardware complexity can be further reduced.

<span id="page-11-0"></span><sup>1</sup> Half adder is obtained when one of the inputs of FA is set to 0.

# **4.3 Approximate Level**

# **4.3.1 SMAC\_NEURON**

The number of least significant bits assessed under approximation blocks in layer n is referred to as the approximate level  $(AL_n)$  in this study. We called it adders' approximate level (AAL) for adders and multipliers' approximate level (MAL) for multipliers.

To determine the approximate level of the multipliers and adders based on the misclassification rate (*M R*) for *SM AC*\_*NEURON* architecture, the following steps are obtained.

- 1. Set the hidden layer number *n* to 1.
- 2. Set the approximate level  $AL_n$  to 0.
- 3. Increase  $AL_n$  value by 1.
- 4. Calculate Approximation Misclassification rate *AMR*.
- 5. If *AMR* − *M R* < *tolerable*\_*err or* go to Step 3, otherwise increase *n* value by 1.
- 6. If  $n < n_{max} + 1$  save  $AL_n 1$  as the approximate level of  $n^{th}$  layer and return to step 2.
- 7. save  $AL_n 1$  as the approximate level of output.

These steps are taken separately for adders and multipliers. We must acknowledge that starting with multipliers or adders will result in the same approximate level values. In this study, initially, we apply the proposed method for approximate multipliers to shrink the search space of (*AAL*), the minimum level value of *AAL* is set to the determined (*MAL*) value incremented by one. Additionally, the error distance values of LEBZAM are negative or zero for all cases; based on this error pattern, the approximate level of multipliers and adders for all neurons in each layer are chosen identically. Contrarily selecting a higher approximate level for any neuron compared to other neurons at the same layer leads to a negative bias of that neuron, i.e., the neuron with the higher approximate level possesses a scanty output regarding other neurons, where this biasing results a disturb in accuracy. An arithmetic unit with *m*-bitwidth output, possesses a number between 0 and  $m$  as a approximate level( $(m + 1)$ options). By considering n-bit  $\times$  n-bit multiplier for MAC unit, the adder output bitwidth value will be  $(2n + 1)$ , and the total possible combination number of approximate level for adder and multiplier for each neuron will be  $(2n + 1) \times (2n + 2)$ . Also by considering that there are  $\eta$  neurons in  $\lambda$  layers, the total possible combination for a ANN is formulated as  $(4n^2 + 6n + 2) \sum_{i=1}^{\lambda} \eta_i$ .

By exploiting the proposed method, the approximate level values of the multipliers are identical for all of the neurons. According to the method, we increment the *MAL* value by 1 until the error deviation becomes greater than the given error limit value. *MAL* value of *n*-bit multiplier is a number between 0 and 2*n*; hence by exploiting the proposed method, the total investigated case is *MAL* for all neurons in each layer. In line with the proposed method, the minimum number of *AAL* values is equivalent to the determined *MAL* value increment by one. Similarly, the same steps are obtained to find the  $AAL$  value; consequently, the total investigated cases is  $MAL + (AAL - MAL)$ 



<span id="page-13-0"></span>**Fig. 9** Misclassification Rate for SMAC \_ NEURON architecture by the different approximate levels of multipliers and adders

for all neurons of each layer. The total number of examined cases for the whole network is  $\sum_{i}^{\lambda} (MAL_i + 1) + (AAL_i + MAL_i).$ 

As an example, consider the Pendigit handwritten digit recognition problem [\[4](#page-21-6)], where the trained network architecture consists of 16 inputs, 50 neurons in the hidden layer, and 10 outputs. Assume the input and weights bitwidth is 8; consequently, all possible combination of *MAL* and *AAL* is  $(4(8^2) + (6 \times 8) + 2) \times (50 + 10) = 18,360$ , whereas, by exploiting the proposed method, the significant reduction in the explored cases occurs.

The *M R* deviation percentage for different *MALs* and *AALs* values is shown in Fig. [9.](#page-13-0) Based on the proposed method, after seven iterations, the *MAL*<sup>1</sup> value is set to 6. To find this value all the other arithmetic units are set to their exact versions, and their approximate level is 0. Note that setting *MAL*<sup>1</sup> value to 7 causes MR value to become greater than the given value, which is considered 1% of MR for this example. The same steps are employed to obtain the  $MAL<sub>2</sub>$  value. According to the proposed algorithm, to investigate  $AAL_1$  and  $AAL_2$  values, the starting points are set to their corresponding *MAL* value in each layer. As shown in Fig. [9,](#page-13-0) the *AAL* value for layer 1 and layer 2 is 10. Note that the total examined case number for this example is  $(7 + (10 - 7)) + (10 + (10 - 10)) = 20$ , which is negligible in comparison to all possible 18,360 cases.

#### **4.3.2 SMAC\_ANN**

To determine the approximate level of multipliers and adders in *SM AC*\_*ANN* architecture, the following 7 steps are obtained.

- 1. Set the *MAL* and *AAL* to 0.
- 2. Increase *MAL* value by 1.
- 3. Calculate Approximation Misclassification rate *AMR*.
- 4. If *AMR* − *M R* < *tolerable*\_*err or* go to Step 2, otherwise save *MAL* − 1 as the approximate level of multiplier.
- 5. Increase *AAL* value by 1.
- 6. Calculate Approximation Misclassification rate *AMR*.
- 7. If *AMR* − *M R* < *tolerable*\_*err or* go to Step 4, otherwise save *AAL* − 1 as the approximate level of adder.



<span id="page-14-1"></span>**Fig. 10** Misclassification Rate for SMAC\_ ANN architecture by the different approximate levels of multipliers and adders

The *SM AC*\_*ANN* architecture comprises a singular MAC unit as the arithmetic unit; consequently, determining the approximate level of multiplier and adder is more straightforward compared to the *SM AC*\_*ANN* architecture. Distinct from the ANN structure, the total possible combination of *MAL* and *AAL* values is correlated with the output bitwidth of arithmetic units. By assuming that the multipliers and adders output bitwidths are *j* and *k*, respectively, the number of all possible combinations of *MAL* and *AAL* will be  $j \times k$ . On the other hand, by exploiting the proposed method, the number of investigated cases shrinks to  $MAL + (AAL - MAL)$  cases.

As an example, Pendigit handwritten digit recognition problem is employed by the same parameters but under *SM AC*\_*ANN* architecture. The applied method results are shown in Fig. [10.](#page-14-1) Starting by the multiplier, after 8 iterations the MAL value is set to 7, and the tolerable error value is considered as 1.1 of *M R*. According to the proposed method, AAL initial value is set to  $MAL + 1$ , and after 4 iterations, the AAL value is set to 10 correspondingly. We consider the total examined cases is 12, whereas all possible combination is  $(16 \times 20)$  by considering that, the output bitwidth is 16 and 20 for multiplier and adder, respectively.

According to Sect. [3.2,](#page-7-1) the proposed method obtains the results after 12 steps whereas the number of the total possible case is (3200) for *SM AC*\_*ANN*. On the other hand, this technique achieves the result after 20 steps as mentioned in Sect. [3.1](#page-7-2) for *SM AC*\_*NEURON* among 18,360 possible cases.

# <span id="page-14-0"></span>**5 Experimental Results**

As an application, we considered the MNIST handwritten digit recognition problem [\[25](#page-22-20)]. The dataset consists of gray-scale images from NIST, which are normalized to fit into (28  $\times$  28) pixel boxes. The ANN is employed to predict the digit among 10 integers(0–9) based on the input pixels. To examine the performance of the proposed method on a different structure, we implemented the feedforward ANN with two different structures: 3 hidden layers by 256 neurons for the first case and a hidden layer by 128 neurons for the second case. The ANN was trained using the deep learning toolbox of matlab [\[48\]](#page-23-19), where the training and test inputs were normalized in between −1 and 1, the weights were initialized randomly, and they were adjusted to minimize the error in between the actual and desired response using a backpropagationbased learning method. The activation functions in the hidden and output layer were symmetric saturating linear and softmax, respectively. The ANN was trained using 50,000 data and tested using 10,000 data. To consider the overfitting problem, 10,000 data sets are considered as the validation data during the training process. Also, the quantization factor *q* was set to 12 for employed ANN by exploiting the proposed steps in Sect. [3.](#page-6-0) By converting input data to 12 bits integer, 116 of 784 input pixels remained unchanged for the train and test data, as eliminating these fixed values will not affect the performance of ANN.

By training ANN through MNIST database at the software level, the computed MRs for test data were calculated as 2.60 and 2.24 for 668-256-256-256-10 and 668-128-10 structure, respectively.

After the floating-point weight and bias values were converted to integers when the quantization value  $q$  was set to 12, the ANN design using exact adders and multipliers was described in a behavioral fashion, and the hardware misclassification rate (HMR) was found as 2.63% for 668-128-10 structure, and 3.69% for 668-256-256-256-10 structure. In this study, the ANN designs were implemented using approximate adders and multipliers without exceeding the HMR limit, which was set to 10% deviation in HMR.

The proposed multipliers are compared to CGP-based multipliers that are introduced in [\[34\]](#page-23-8) in order to assess the effectiveness of the multipliers and the algorithm in comparison to other literature. According to [\[5\]](#page-21-4) study, CGP-based multipliers hold better result among all the deliberately approximate multipliers.

The ANNs were implemented under the smac\_neuron and smac\_ann architectures using the approximate adders of [\[39](#page-23-17)], the approximate multipliers of [\[34](#page-23-8)], and our proposed multiplier LEBZAM. The signed approximate multipliers of [\[34\]](#page-23-8) have constant 12-bit×12-bit and 16-bit×16-bit inputs. Also, according to *SM AC* synthesis method, inputs bitwidths of multipliers are non-identical for this architecture. To adopt the [\[34](#page-23-8)] multipliers with the employed structure, the multipliers from the library of [\[34](#page-23-8)] by maximum bitwidth were selected, and then we removed the gates and in-outs of extra bits. Note that for [\[39](#page-23-17)] and LEBZAM multipliers, we systematically determined the approximation levels of adders and multipliers on the hidden and output layers taking into account the HMR value. The ANN designs were described in Verilog and synthesized using the Cadence Genus tool with the TSMC 40nm design library.

Also, the SVHN [\[37](#page-23-20)] database is considered to examine the performance of the proposed approximate blocks in the fully connected layer of convolutional neural networks. SVHN is a real-world image dataset for developing machine learning and object recognition algorithms with minimal data preprocessing and formatting requirements. SVHN is obtained from house numbers in Google Street View images.

TensorFlow is exploited in the convolutional neural network training for the SVHN dataset. The trained network architecture is 5 layers deep, with 3 pooling layers included. The convolution layer by 52 filters extracts the input features. Flatten layers transform the 3D inputs to feed a 1D fully connected layer after three sequential convolutions and pooling layers. The fully connected layers consist of 128 neurons in the hidden layer and 10 neurons in the output layer. Also, the TensorFlow post-training



<span id="page-16-0"></span>**Fig. 11** Energy save percentage of ANN for different approximate methods in terms of Hardware Misclassification Rate



<span id="page-16-1"></span>**Fig. 12** Area save percentage of ANN for different approximate methods in terms of hardware misclassification rate

strategy is exploited to convert the 32-bit floating-point numbers (such as weights and activation outputs) to the nearest 8-bit fixed-point numbers.

The energy and area save of an ANN by 668-128-10 structure and under *SM AC*\_*NEURON* architecture for 63 cases by 5 different approximation methods are shown in Figs. [11](#page-16-0) and [12,](#page-16-1) respectively. Consider that in Figs. [11](#page-16-0) and [12,](#page-16-1) the approximate adders and multipliers for LEBZAM and PBAM are applied separately, but in the proposed technique, the approximate multipliers and adders are used concurrently. As shown in these figures, exploiting simultaneously approximate multipliers and adders according to the proposed method always hold more savings in energy and area with the same HMR values compared to the other methods.

Tables [2,](#page-17-0) [3,](#page-18-0) [4](#page-19-0) and [5](#page-19-1) present the gate-level results, where *area*, *delay*, and *power* stand, respectively, for total area in  $\mu m^2$ , the delay in the critical path which is determined to be the clock period in *ns*, and total power dissipation in *mW*. Also, *latency* denotes the time in *ms* required for the ANN output to be obtained after an input is applied, determined as the multiplication of clock period by the number of clock cycles to obtain the ANN output. The number of clock cycles required to obtain the ANN output under the smac\_neuron and smac\_ann is, respectively, computed as 798 and 87,060 for 668-128-10 structure and, 1440 and 306,196 for 668-256-256-256- 10 structure. Moreover, *energy* presents the energy consumption in  $\mu J$  computed as the multiplication of latency by power dissipation. We note that the clock period was improved using the retiming technique in the synthesis tool iteratively. The switching activity data required for the computation of power dissipation were generated using the test data in simulation. The test dataset was also used to verify the ANN design.



<span id="page-17-0"></span>**Table 2** Results of SMAC NEURON architecture for 668-128-10 structure using approximate multipliers and adders **Table 2** Results of SMAC\_NEURON architecture for 668-128-10 structure using approximate multipliers and adders

<span id="page-18-0"></span>

<span id="page-19-1"></span><span id="page-19-0"></span>

Tables [2](#page-17-0) and [4](#page-19-0) present the gate-level results of ANN designs under the smac\_neuron architecture where the exact multipliers and adders in the MAC blocks are replaced by the approximate ones. Observe that since the approximate multipliers of [\[34\]](#page-23-8) are optimized for energy consumption, the ANN designs including these multipliers may have worse area values than those of ANN using exact multipliers. This is also due to the fact that the logic synthesis tool uses optimized exact multipliers and adders. On the other hand, the use of approximate multipliers of [\[39](#page-23-17)] can reduce the ANN hardware complexity by finding the appropriate approximation levels of multipliers at the hidden and output layers. Furthermore, the proposed approximate multiplier LEBZAM leads to the largest reduction in area, latency, and energy consumption. Observe that the tradeoff between hardware complexity and accuracy can be explored by simply changing the approximation level of multipliers and adders.

By exploiting the proposed algorithm, the deviation limit is set to 2.5% of HMR, and regarding that, the HMR value is 2.63, and the maximum tolerable HMR is 2.69 for 668-128-10 structure. The MAL value of LEBZAM multipliers are obtained as 7 and 16 for the hidden and output layers. Also, AAL values are calculated as 8 and 17, respectively, for the hidden layer and output layer. Furthermore, to obtain the performance of the proposed approximate level algorithm, different cases beyond this algorithm are given in Table [2.](#page-17-0) It must be noted that, due to the large search space of MAL and AAL values, the proposed algorithm only finds near-optimal values by acceptable variance. By investigation of Table [2](#page-17-0) results, observe that the simultaneous use of approximate multipliers with the introduced approximate adders in [\[39\]](#page-23-17) reduces the ANN hardware complexity significantly. The maximum gain on area and energy consumption reaches up to 6% and 48% using the approximate multipliers and adders with improving in the accuracy.

Table [3](#page-18-0) indicates the efficiency of the LEBZAM in Multiplier ad adder for the network which is trained for SVHN database. According to the gate-level results, the LEBZAM multipliers and adders save up to 36% in energy consumption and 10% in occupied are, by only 0.29 deviation in HMR percentage.

Table [4](#page-19-0) presents the gate-level results of ANN designs under the SMAC NEURON architecture for 668-256-256-256-10 architecture. According to the table result, exploiting approximate multipliers and adders yields up to 39%, and 5% save in energy and area, respectively, with a small degradation in the accuracy.

Table [5](#page-19-1) presents the gate-level results of ANN designs under the smac\_ann architecture where the single exact multiplier and adder in the MAC block is replaced by the approximate one. Although there exists only one multiplier and adder to be replaced, the proposed approximate units lead to the largest gains in energy consumption.

It is worth noting that the complexity of control units overwhelms the complexity of the whole design in *SM AC*\_*ANN*, whereas the ratio of computation parts to control parts is negligible. As a result, the area is an unreliable metric for comparing the effectiveness of various approximate approaches. As a result, the area results are not included in Table [5](#page-19-1) to avoid confusion. Conversely, the energy parameter shows the efficiency of computation units in *SM AC*\_*ANN* architecture. To obtain a better performance, the investigated blocks must possess a better function in terms of delay and consumed power simultaneously.

According to Tables [2](#page-17-0) and [5](#page-19-1) results, *SM AC*\_*ANN* takes a much longer latency compared to the *SM AC*\_*NEURON* as we expected. Also, the energy consumption increase due to the increased control complexity; additionally, the single multiplier and adder bit lengths are the maximum possible bit length of the network for *SM AC*\_*ANN*. Contrarily, for *SM AC*\_*NEURON*, multipliers and adders bit lengths are based on the corresponding neuron weight values.

# <span id="page-21-5"></span>**6 Conclusion**

In this paper, we presented hardware efficient implementation of ANN designs under the time-multiplexed architecture using approximate adders and multipliers. We also introduced an approximate multiplier, which leads to a significant reduction in area and energy consumption in the ANN design when compared to the previously proposed approximate multipliers. Also, we showed that exploiting proper approximate adders based on the employed multipliers can reduce the complexity of the structure without changing the accuracy. To exploit the proposed multipliers and adders in ANNs structure based on the desired accuracy, we offered the approximate level as a novel error metric. The generation of the approximate arithmetic units based on this error metric can be done in linear times for different bitwidth inputs as opposed to the other methods. According to the experimental results, the introduced metric has a linear relationship with ANN accuracy. Furthermore, we proposed an algorithm to determine the approximate level of multipliers and adders by considering the desired accuracy. Experimental results clearly show that the use of approximate adders and multipliers in the ANN designs reduces the design complexity significantly with the same hardware accuracy compared to the ANN designs using exact adders and multipliers.

# **References**

- <span id="page-21-3"></span>1. F. Akopyan, J. Sawada, A. Cassidy, R. Alvarez-Icaza, J. Arthur, P. Merolla, N. Imam, Y. Nakamura, P. Datta, G. Nam, B. Taba, M. Beakes, B. Brezzo, J.B. Kuang, R. Manohar, W.P. Risk, B. Jackson, D.S. Modha, Truenorth: design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. **34**(10), 1537–1557 (2015)
- <span id="page-21-1"></span>2. L. Aksoy, E. da Costa, P. Flores, J. Monteiro, Exact and approximate algorithms for the optimization of area and delay in multiple constant multiplications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. **27**(6), 1013–1026 (2008). <https://doi.org/10.1109/TCAD.2008.923242>
- <span id="page-21-2"></span>3. L. Aksoy, S. Parvin, M.E. Nojehdeh, M. Altun, Efficient time-multiplexed realization of feedforward artificial neural networks, in *2020 IEEE International Symposium on Circuits and Systems (ISCAS)* (2020), pp. 1–5. <https://doi.org/10.1109/ISCAS45731.2020.9181002>
- <span id="page-21-6"></span>4. F. Alimoglu, E. Alpaydin, Combining multiple representations and classifiers for pen-based handwritten digit recognition, in *International Conference on Document Analysis and Recognition* (1997), pp. 637–640
- <span id="page-21-4"></span>5. M.S. Ansari, V. Mrazek, B.F. Cockburn, L. Sekanina, Z. Vasicek, J. Han, Improving the accuracy and hardware efficiency of neural networks using approximate multipliers. IEEE Trans. Very Large Scale Integr. Syst. **28**(2), 317–328 (2020)
- <span id="page-21-0"></span>6. A. Arbi, Novel traveling waves solutions for nonlinear delayed dynamical neural networks with leakage term. Chaos Solitons Fractals **152**, 111436 (2021)
- 7. A. Arbi, N. Tahri, Almost anti-periodic solution of inertial neural networks model on time scales, in *MATEC Web of Conferences*, vol. 355 (EDP Sciences, 2022a)
- 8. A. Arbi, N. Tahri, Almost anti-periodic solution of inertial neural networks model on time scales, in *MATEC Web of Conferences*, vol. 355 (EDP Sciences, 2022b)
- 9. A. Arbi, C. Aouiti, A. Touati, Uniform asymptotic stability and global asymptotic stability for time-delay Hopfield neural networks, in *IFIP International Conference on Artificial Intelligence Applications and Innovations* (Springer, 2012), pp. 483–492
- <span id="page-22-3"></span>10. A. Arbi, J. Cao, A. Alsaedi, Improved synchronization analysis of competitive neural networks with time-varying delays. Nonlinear Anal. Model. Control **23**(1), 82–107 (2018)
- <span id="page-22-11"></span>11. J.V. Arthur, P.A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D.B.D. Rubin, R. Manohar, D.S. Modha, Building block of a programmable neuromorphic substrate: a digital neurosynaptic core, in *The 2012 International Joint Conference on Neural Networks (IJCNN)* (2012a), pp. 1–8
- <span id="page-22-15"></span>12. J.V. Arthur, P.A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S.K. Esser, N. Imam, W. Risk, D.B.D. Rubin, R. Manohar, D.S. Modha, Building block of a programmable neuromorphic substrate: a digital neurosynaptic core, in *International Joint Conference on Neural Networks (IJCNN)* (2012b), pp. 1–8. <https://doi.org/10.1109/IJCNN.2012.6252637>
- <span id="page-22-12"></span>13. A. Bernasconi, V. Ciriani, 2-spp approximate synthesis for error tolerant applications, in *Euromicro Conference on Digital System Design* (2014), pp. 411–418
- <span id="page-22-8"></span>14. B.D. Brown, H.C. Card, Stochastic neural computation. I. Computational elements. IEEE Trans. Comput. **50**(9), 891–905 (2001). <https://doi.org/10.1109/12.954505>
- <span id="page-22-9"></span>15. Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun, O. Temam, Dadiannao: a machine-learning supercomputer, in *2014 47th Annual IEEE/ACM International Symposium on Microarchitecture* (2014), pp. 609–622
- <span id="page-22-4"></span>16. J. Cheng, P. Wang, G. Li, Q. Hu, H. Lu, Recent advances in efficient computation of deep convolutional neural networks. Front. Inf. Technol. Electron. Eng. **19**(1), 64–77 (2018)
- <span id="page-22-14"></span>17. R. Ding, Z. Liu, R. D. Blanton, D. Marculescu, Quantized deep neural networks for energy efficient hardware-based inference, in *Asia and South Pacific Design Automation Conference* (2018), pp. 1–8
- <span id="page-22-0"></span>18. M. Esmali Nojehdeh, L. Aksoy, M. Altun, Efficient hardware implementation of artificial neural networks using approximate multiply-accumulate blocks, in *2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)* (2020), pp. 96–101
- <span id="page-22-17"></span>19. V. Gupta, D. Mohapatra, S.P. Park, A. Raghunathan, K. Roy, Impact: imprecise adders for low-power approximate computing, in *IEEE/ACM International Symposium on Low Power Electronics and Design* (2011), pp. 409–414
- <span id="page-22-16"></span>20. J. Han, M. Orshansky, Approximate computing: an emerging paradigm for energy-efficient design, in *European Test Symposium* (2013), pp. 1–6
- <span id="page-22-13"></span>21. S. Haykin, *Neural Networks: A Comprehensive Foundation* (Prentice Hall, Upper Saddle River, 1999)
- <span id="page-22-5"></span>22. J.L. Holi, J. Hwang, Finite precision error analysis of neural network hardware implementations. IEEE Trans. Comput. **42**(3), 281–290 (1993). <https://doi.org/10.1109/12.210171>
- <span id="page-22-19"></span>23. M. Horowitz, Computing's energy problem (and what we can do about it), in *IEEE International Solid-State Circuits Conference* (2014)
- <span id="page-22-18"></span>24. R. Jain, N. Pandey, Approximate Karatsuba multiplier for error-resilient applications. AEU Int. J. Electron. Commun. **130**, 153579 (2021). <https://doi.org/10.1016/j.aeue.2020.153579>
- <span id="page-22-20"></span>25. Y. LeCun, C. Cortes, C.J. Burges, *Mnist Handwritten Digit Database* (At&T Labs, Atlanta, 2010)
- <span id="page-22-6"></span>26. E.H. Lee, D. Miyashita, E. Chai, B. Murmann, S.S. Wong, Lognet: energy-efficient neural networks using logarithmic compleutation, in *2017 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)* (2017), pp. 5900–5904. <https://doi.org/10.1109/ICASSP.2017.7953288>
- <span id="page-22-10"></span>27. S.K. Lee, P.N. Whatmough, D. Brooks, G. Wei, A 16-nm always-on DNN processor with adaptive clocking and multi-cycle banked SRAMs. IEEE J. Solid State Circuits **54**(7), 1982–1992 (2019)
- <span id="page-22-7"></span>28. G. Li, F. Li, T. Zhao, J. Cheng, Block convolution: towards memory-efficient inference of large-scale CNNs on FPGA, in *2018 Design, Automation Test in Europe Conference Exhibition (DATE)* (2018), pp. 1163–1166. <https://doi.org/10.23919/DATE.2018.8342188>
- <span id="page-22-2"></span>29. H. Li, Z. Lin, X. Shen, J. Brandt, G. Hua, A convolutional neural network cascade for face detection, in *IEEE Conference on Computer Vision and Pattern Recognition* (2015), pp. 5325–5334
- <span id="page-22-1"></span>30. Q. Li, W. Cai, X. Wang, Y. Zhou, D.D. Feng, M. Chen, Medical image classification with convolutional neural network, in *International Conference on Control Automation Robotics Vision* (2014), pp. 844– 848
- <span id="page-23-18"></span>31. K. Manikantta Reddy, M.H. Vasantha, Y.B. Nithin Kumar, D. Dwivedi, Design and analysis of multiplier using approximate 4-2 compressor. AEU Int. J. Electron. Commun. **107**, 89–97 (2019). [https://](https://doi.org/10.1016/j.aeue.2019.05.021) [doi.org/10.1016/j.aeue.2019.05.021](https://doi.org/10.1016/j.aeue.2019.05.021)
- <span id="page-23-15"></span>32. M. Mirzaei, S. Mohammadi, Low-power and variation-aware approximate arithmetic units for image processing applications. AEU Int. J. Electron. Commun. **138**, 153825 (2021). [https://doi.org/10.1016/](https://doi.org/10.1016/j.aeue.2021.153825) [j.aeue.2021.153825](https://doi.org/10.1016/j.aeue.2021.153825)
- <span id="page-23-2"></span>33. J. Misra, I. Saha, Artificial neural networks in hardware: a survey of two decades of progress. Neurocomputing **74**(1), 239–255 (2010)
- <span id="page-23-8"></span>34. V. Mrazek, R. Hrbacek, Z. Vasicek, L. Sekanina, Evoapproxsb: library of approximate adders and multipliers for circuit design and benchmarking of approximation methods, in *Design, Automation and Test in Europe Conference and Exhibition (DATE)* (2017), pp. 258–261
- <span id="page-23-13"></span>35. S.H. Nawab, A.V. Oppenheim, A.P. Chandrakasan, J.M. Winograd, J.T. Ludwig, Approximate signal processing. J. VLSI Signal Process. Syst. Signal Image Video Technol. **75**, 177–200 (1997)
- <span id="page-23-12"></span>36. N. Nedjah, R.M. da Silva, L.M. Mourelle, M.V.C. da Silva, Dynamic MAC-based architecture of artificial neural networks suitable for hardware implementation on FPGAs. Neurocomputing **72**(10), 2171–2179 (2009)
- <span id="page-23-20"></span>37. Y. Netzer, T. Wang, A. Coates, A. Bissacco, B. Wu, A.Y. Ng, Reading digits in natural images with unsupervised feature learning (2011). <http://ufldl.stanford.edu/housenumbers>
- <span id="page-23-0"></span>38. H. Noh, S. Hong, B. Han, Learning deconvolution network for semantic segmentation, in *IEEE International Conference on Computer Vision* (2015), pp. 1520–1528
- <span id="page-23-17"></span>39. M.E. Nojehdeh, M. Altun, Systematic synthesis of approximate adders and multipliers with accurate error calculations. Integration **70**, 99–107 (2020). <https://doi.org/10.1016/j.vlsi.2019.10.001>
- <span id="page-23-5"></span>40. M.E. Nojehdeh, S. Parvin, M. Altun, in *2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)* (IEEE, 2021), pp. 402–405
- <span id="page-23-6"></span>41. H. Park, T. Kim, Structure optimizations of neuromorphic computing architectures for deep neural network, in *2018 Design, Automation Test in Europe Conference Exhibition (DATE)* (2018), pp. 183– 188
- <span id="page-23-3"></span>42. M. Rastegari, V. Ordonez, J. Redmon, A. Farhadi, Xnor-net: imagenet classification using binary convolutional neural networks, in *Computer Vision—ECCV 2016* (Springer, Cham, 2016), pp. 525– 542. [https://doi.org/10.1007/978-3-319-46448-0\\_32](https://doi.org/10.1007/978-3-319-46448-0_32)
- <span id="page-23-1"></span>43. Z. Sabir, M.A.Z. Raja, S.E. Alhazmi, M. Gupta, A. Arbi, I.A. Baba, Applications of artificial neural network to solve the nonlinear COVID-19 mathematical model based on the dynamics of siq. J. Taibah Univ. Sci. **16**(1), 874–884 (2022)
- <span id="page-23-10"></span>44. S.S. Sarwar, S. Venkataramani, A. Raghunathan, K. Roy, Multiplier-less artificial neurons exploiting error resiliency for energy-efficient neural computing, in *Design, Automation and Test in Europe Conference and Exhibition (DATE)* (2016), pp. 145–150
- <span id="page-23-14"></span>45. M. Schaffner, F. Gurkaynak, A. Smolic, H. Kaeslin, L. Benini, An approximate computing technique for reducing the complexity of a direct-solver for sparse linear systems in real-time video processing, in *Design Automation Conference (DAC)* (2014), pp. 1–6
- <span id="page-23-11"></span>46. H. Tann, S. Hashemi, R.I. Bahar, S. Reda, Hardware-software codesign of accurate, multiplier-free deep neural networks, in *Design Automation Conference (DAC)* (2017a), pp. 28:1–28:6
- <span id="page-23-4"></span>47. H. Tann, S. Hashemi, R.I. Bahar, S. Reda, Hardware-software codesign of accurate, multiplier-free deep neural networks, in *2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)* (2017b), pp. 1–6. <https://doi.org/10.1145/3061639.3062259>
- <span id="page-23-19"></span>48. The MathWorks Inc. *Deep Learning Toolbox*. Natick, Massachusetts, United States (2020). [https://](https://www.mathworks.com/help/deeplearning/) [www.mathworks.com/help/deeplearning/](https://www.mathworks.com/help/deeplearning/)
- <span id="page-23-9"></span>49. Y. Yamada, T. Sano, Y. Tanabe, Y. Ishigaki, S. Hosoda, F. Hyuga, A. Moriya, R. Hada, A. Masuda, M. Uchiyama, M. Jobashi, T. Koizumi, T. Tamai, N. Sato, J. Tanabe, K. Kimura, Y. Ojima, R. Murakami, T. Yoshikawa, A 20.5 TOPS multicore SOC with DNN accelerator and image signal processor for automotive applications. IEEE J. Solid State Circuits **55**(1), 120–132 (2020). [https://doi.org/10.1109/](https://doi.org/10.1109/JSSC.2019.2951391) [JSSC.2019.2951391](https://doi.org/10.1109/JSSC.2019.2951391)
- <span id="page-23-16"></span>50. Z. Yang, A. Jain, J. Liang, J. Han, F. Lombardi, Approximate XOR/XNOR-based adders for inexact computing, in *IEEE International Conference on Nanotechnology* (2013), pp. 690–693
- <span id="page-23-7"></span>51. Q. Zhang, T. Wang, Y. Tian, F. Yuan, Q. Xu, Approxann: an approximate computing framework for artificial neural network, in *Design, Automation and Test in Europe Conference and Exhibition* (2015), pp. 701–706

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

