Table 3.

Simulation parameters used in this work.

Parameters	Data
EDA design tool used	Cadence Virtuoso
CMOS technology	45 nm GPDK
Supply voltage	0.5–1.0 V
Temperature	27 °C
Device Size: PMOS	150 nm/45 nm
Device Size: NMOS	120 nm/45 nm