. Author manuscript; available in PMC: 2024 Jul 1.
Published in final edited form as: IEEE Trans Circuits Syst I Regul Pap. 2023 Mar 28;70(7):2823–2833. doi: 10.1109/tcsi.2023.3261182
Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Fig. 15:
Clock Period at high power and low power mode with noise.