Figure 21.

A cut of GAA NS FET across the source-drain region with substrate isolation [9]. The spacing between Si channels, Tsus, with potential impact on HKMG metal fill, and thereby gate stack reliability, is also highlighted in the schematic.