Skip to main content
. 2024 Mar 28;18:1335422. doi: 10.3389/fnins.2024.1335422

Figure 2.

Figure 2

Hardware processing flow of event-driven paradigm components. The colored blocks demonstrate the active elements of the SENECA core. The components can execute asynchronously and in parallel.