Skip to main content
. 2024 Oct 5;14:23216. doi: 10.1038/s41598-024-73512-7

Figure 1.

Figure 1

Representation of Inline graphic and Inline graphic obtained by the combinatorial power flow algorithm. Experiments are performed using D-Wave’s classical simulated annealer Neal (Inline graphic), D-Wave’s quantum-classical hybrid annealer (HA), D-Wave’s Advantage™  system (QA), Fujitsu’s classical simulated annealer (Inline graphic), and Fujitsu’s digital annealer V3 (DA) using both (af) QUBO and (gl) Ising model formulations for the 4-bus test system. The reference bus Inline graphic is not shown. The graphs include Inline graphic and Inline graphic obtained from the Newton-Raphson classical solver (NR).