Skip to main content
. 2024 Nov 19;17:273. doi: 10.1186/s12920-024-02037-9

Fig. 17.

Fig. 17

Latency with varying number of cores under the third scenario, i.e. multicore execution without the use of vectorized instructions