Skip to main content
. 2024 Nov 19;17:273. doi: 10.1186/s12920-024-02037-9

Fig. 20.

Fig. 20

Latency with varying number of cores under the fourth scenario, i.e. multicore execution with the use of vector instructions