Table 9.

The amount of cost of the proposed circuits.

Refs.	Area ()	Latency (cycle of clock)	Cost
Proposed (Fig. 6)	0.01	0.5	0.0025
Proposed (Fig. 9)	0.02	0.5	0.005
Proposed (Fig. 10)	0.06	0.5	0.015