Skip to main content
. 2008 May 9;5(29):1469–1480. doi: 10.1098/rsif.2008.0091

Figure 3.

Figure 3

The number of metal layers increases with chip area as predicted by equation (3.3). The y-axis represents the number of layers containing wire (the number of metal layers plus the silicon layer) multiplied by the process size, and the x-axis represents chip area. The scaling exponent is 0.53 (OLS) and r2 is 0.57. Data are from (C. Ludloff 2007, http://sandpile.org/).