Skip to main content
. Author manuscript; available in PMC: 2009 Sep 14.
Published in final edited form as: J Parallel Distrib Comput. 2009 Jan 1;69(1):39–53. doi: 10.1016/j.jpdc.2008.07.006

Fig. 3.

Fig. 3

The Metabuffer architecture, where A represents a rendering engine, B is an on-board frame buffer, and C represents a composing unit.