

Published in final edited form as:

*Nano Lett.* 2010 May 12; 10(5): 1917–1921. doi:10.1021/nl100840z.

## Top-Gated Graphene Nanoribbon Transistors with Ultra-Thin High-*k* Dielectrics

Lei Liao<sup>†</sup>, Jingwei Bai<sup>‡</sup>, Rui Cheng<sup>‡</sup>, Yungchen Lin<sup>‡</sup>, Shan Jiang<sup>†</sup>, Yu Huang<sup>‡,§</sup>, and Xiangfeng Duan<sup>†,§,\*</sup>

<sup>†</sup> Department of Chemistry and Biochemistry, University of California, Los Angeles, CA 90095

<sup>‡</sup> Department of Materials Science and Engineering, University of California, Los Angeles, CA 90095

<sup>§</sup> California Nanosystems Institute, University of California, Los Angeles, CA 90095

### Abstract

The integration ultra-thin high dielectric constant (high-*k*) materials with graphene nanoribbons (GNRs) for top-gated transistors can push their performance limit for nanoscale electronics. Here we report the assembly of Si/HfO<sub>2</sub> core/shell nanowires on top of individual GNRs as the top-gates for GNR field-effect transistors with ultra-thin high-*k* dielectrics. The Si/HfO<sub>2</sub> core/shell nanowires are synthesized by atomic layer deposition of HfO<sub>2</sub> shell on highly-doped silicon nanowires with a precise control of the dielectric thickness down to 1–2 nm. Using the core/shell nanowires as the top-gates, high performance GNR transistors have been achieved with transconductance reaching 3.2 mS μm<sup>-1</sup>, the highest value for GNR transistors reported to date. This method, for the first time, demonstrates the effective integration of ultra-thin high-*k* dielectrics with graphene with precisely controlled thickness and quality, representing an important step towards high performance graphene electronics.

---

Graphene, a nearly perfect two-dimensional material, has generated a great deal of interest due to its extraordinary properties and potential applications.<sup>1–5</sup> It has been demonstrated that graphene exhibits many unique electronic characteristics, such as ultrahigh carrier mobility exceeding 200,000 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>,<sup>6</sup> a micrometer-scale mean free path, electron-hole symmetry, finite conductivity at zero charge-carrier concentration, and quantum hall effect.<sup>7</sup> However, the zero band gap in graphene limits its potential applications in semiconductor technology. Formation of graphene nanostructures, such as nanoribbons or nanomeshes, with the critical dimension below 10 nm can open up an effective conduction band gap<sup>8</sup> and enable semiconducting behaviour,<sup>9–18</sup> which makes these graphene nanostructures promising candidates for the fabrication of nanoscale transistors.<sup>19, 20</sup>

To enable high performance graphene or graphene nanoribbon (GNR) transistors requires seamless integration of graphene with high quality high-*k* dielectric materials. However, deposition of oxide dielectrics on pristine graphene is not straightforward due to the strikingly different chemical nature of these two materials. In particular, it has been proven rather challenging to nucleate and grow a uniform thin layer of high-*k* dielectrics on graphene using atomic layer deposition (ALD).<sup>13, 21–25</sup> To enable effective ALD deposition of oxide dielectrics on graphene requires surface functionalization that either introduces undesired impurities or breaks the chemical bonds in the graphene lattice. These additional processes can often result in a significant degradation in carrier mobilities.<sup>26</sup> Introduction of

---

\*To whom correspondence should be addressed. xduan@chem.ucla.edu.

a polymer buffer layer prior to high-*k* deposition mitigates the potential damage to graphene lattice,<sup>27</sup> but can limit the effective gate coupling due to the low-*k* polymer layer, and is practically not applicable for the integration of ultra-thin high-*k* dielectrics with graphene.

We have recently developed a new strategy to integrate high quality dielectric materials with graphene by first synthesizing free-standing oxide dielectric nanostructures at high temperature and then transferring them onto graphene at room temperature. This approach allows graphene-dielectric integration without introducing any appreciable defects into the carbon lattice, and has enabled the highest carrier mobility ( $>20,000 \text{ cm}^2/\text{Vs}$ ) in top-gated graphene transistors.<sup>28, 29</sup> In these studies, pure dielectric nanostructures are explored as the top-gate dielectrics for graphene transistors. The dielectric thickness is controlled by the overall dimension of the nanostructures and is difficult to scale down very small thickness (e.g. 1–2nm), due to the difficulties in synthesizing and assembling the oxide nanostructures at such small dimensions. On the other hand, it is of vital importance that one can integrate graphene with ultra-thin dielectric to push the performance of the device.

Here we report a method to fabricate top-gated GNR transistors with ultra-thin high-*k* dielectrics, by exploiting conductor/dielectric core/shell nanostructures (nanowires or nanoribbons) as the top gate, in which the high-*k* dielectrics are deposited on conducting (e.g. metal or highly doped semiconductor) nanostructures using ALD with a precise control of the thickness down to 1 nm regime. For example, we have synthesized Si/HfO<sub>2</sub> core/shell nanowires by ALD deposition of HfO<sub>2</sub> on highly-doped silicon nanowires. Using such core/shell nanowires as the top-gates, we have fabricated GNR transistors with the HfO<sub>2</sub> shell as the ultra-thin gate dielectric and the silicon nanowire core as the self-integrated gate electrode. This approach allows effective integration of ultra-thin high quality top-gate dielectrics with graphene, and preserves the integrity of the graphene lattice to afford GNR devices with the highest transconductance of  $3.2 \text{ mS } \mu\text{m}^{-1}$  reported to date.

Figure 1 illustrates our approach to fabricate top-gated GNR transistors using a Si/HfO<sub>2</sub> core/shell nanowires as the top-gates. The core/shell nanowires were first aligned on top of mechanically peeled graphene flakes on silicon substrate through a physical dry transfer process, followed by an e-beam lithography and metallization process to define the source and drain electrodes (Fig. 1a and e). Oxygen plasma etch was then used to remove the exposed graphene, leaving only the graphene protected underneath the nanowire to form a GNR connected to two big blocks of graphene protected under the source and drain electrodes (Fig. 1b and f). To contact the silicon core gate to external electrode, the top-half of the dielectric shell is etched away using argon plasma (Fig. 1c and g), and the top gate electrode was deposited (Fig. 1d and h). A typical GNR device consists of source, drain and top gate electrodes (Ti/Au, 50 nm/50 nm), Si/HfO<sub>2</sub> core/shell nanowire as the top-gate, a highly doped p-type silicon substrate ( $<0.001 \text{ ohm-cm}$ ) as the back gate, and a 300 nm thermal silicon oxide layer as the back-gate dielectric.

Hafnium oxide has been widely explored in silicon electronics due to its hardness, high chemical stability and excellent dielectric properties, including a high dielectric constant ( $\sim 27$ ), a wide band gap ( $\sim 5.8 \text{ eV}$ ).<sup>30</sup> To grow Si/HfO<sub>2</sub> core/shell nanowires, the highly-doped silicon nanowires were first exposed to hydrogen fluoride (HF) vapour to remove the native oxide, and then immediately transferred into ALD chamber to grow HfO<sub>2</sub> shell with controlled thickness at 250°C by using tetrakis(dimethylamido) hafnium and water as the precursor and oxidant, respectively (Fig. 2a). The relative dielectric constant is determined to be  $\sim 15$  based on capacitance-voltage measurement using a planar metal/HfO<sub>2</sub>/Si control structure, consistent with previous reports on ALD deposited HfO<sub>2</sub> film.<sup>31</sup> Transmission electron microscope (TEM) image show a uniform coating of the amorphous HfO<sub>2</sub> (dark contrast) surrounding the silicon core (light contrast) (Fig. 2b). High resolution TEM image

clearly shows the single crystalline silicon core and amorphous HfO<sub>2</sub> shell of higher contrast (Fig. 2c). Additionally, there is a thin layer of SiO<sub>x</sub> transition layer (~0.5 nm) of lower contrast between the silicon core and HfO<sub>2</sub> shell, which is also commonly seen in ALD HfO<sub>2</sub> film on planar silicon.<sup>32–34</sup> The HfO<sub>2</sub> film on Si nanowires is generally very smooth with few defects, suggesting that the thickness of HfO<sub>2</sub> could be readily controlled with a high degree of uniformity.

Figure 3a shows a typical top-gated GNR device with Si/HfO<sub>2</sub> core/shell nanowire as the top-gate. The gate length is about 500 nm and the diameter of the nanowire is 30 nm. Here the Si/HfO<sub>2</sub> core/shell nanowire also functions as a nanoscale etch mask to define a narrow GNR with width in the 10–20 nm regime through aggressive over etch. Cross-section TEM image was used to study the overall gate-stack integration and graphene-HfO<sub>2</sub> interface. The complete gate stack (SiO<sub>2</sub>/graphene/HfO<sub>2</sub>/Si/Ti/Au) could be readily observed in the low magnification cross-section TEM image (Fig. 3b). A high resolution TEM image of the graphene-HfO<sub>2</sub> interface shows that the graphene layers are intimately integrated with the Si/HfO<sub>2</sub> nanowire without any obvious gap or impurities between them (Fig. 3c). A TEM image of multi-layer graphene device is shown here because it is very difficult to visualize the mono- or few-layer of graphene nanoribbon under the nanowire due to significant electron-beam damage while conducting TEM studies. Together, these studies clearly demonstrate that the physical assembly approach can effectively integrate an ultra-thin layer of HfO<sub>2</sub> with graphene.

Electrical transport studies of the top-gated device were carried out in ambient condition at room temperature. We have first tested the gate leakage across the Si/HfO<sub>2</sub>/GNR gate stack before transistor characterization. Importantly, the gate tunnelling leakage current ( $I_{gs}$ ) from the Si/HfO<sub>2</sub> core/shell nanowire to the underlying GNR is negligible within the gate voltage range of  $\pm 1$  V range (Fig. 4a). This measurement demonstrates that the 2 nm HfO<sub>2</sub> dielectrics can function as an effective gate insulator for top-gated GNR transistors and afford high gate capacitance critical to the high transconductance. The drain-source current ( $I_{ds}$ ) vs. drain-source voltage ( $V_{ds}$ ) plots at various top-gate voltages ( $V_{TG}$ ) show clearly that the device conductance decreases as the gate potential increases towards positive direction (Fig. 4b), demonstrating that the GNR is *p*-type doped, which can be attributed to edge oxidation or the physisorbed O<sub>2</sub> from ambient or during the device fabrication process. Figure 4c shows the transfer characteristics drain-source current ( $I_{ds}$ ) versus top-gated voltage ( $V_{TG}$ ) curves for the same device at  $V_{ds} = 0.1$  and 1.0 V. The transfer characteristics show the device can be switched on and off with < 1 volt of gate swing, the smallest on-off gate swing ever achieved in GNR transistors. The device delivers an on-current of 27  $\mu$ A at  $V_{ds} = 1$  V and  $V_g = -1.0$  V, and shows a room temperature on/off ratio of ~ 70 at  $V_{ds} = 0.1$  V, consistent with a GNR with estimated width of ~10 nm.<sup>9–11</sup> To evaluate the top-gated devices versus standard back-gated devices, we have measured the transfer characteristics,  $I_{ds}$ - $V_{TG}$  and back-gated voltage ( $V_{BG}$ ). Significantly, the required gate voltage swing to achieve a similar current modulation in top-gate configuration is more than one order of magnitude smaller  $dI$  than that in back-gate configuration (Fig. 4d). The transconductance

$g_m = \frac{dI_{ds}}{dV_g}$  can be extracted from the  $I_{ds}$ - $V_{TG}$  curve. The maximum  $g_m$  in the top-gated device at  $V_{ds} = 1$  V is about 32  $\mu$ S (Fig. 4e), nearly 19 times of the value obtained in the back-gated configuration (~1.7  $\mu$ S) (inset, Fig. 4e).

To further understand the device performance, it is important to determine the gate capacitance, which is not straightforward in our devices due to the complex geometry. To this end, we have employed three-dimensional finite element method to calculate the capacitance of the device, which yields an electrostatic capacitance ( $C_e$ ) of 3530 nF/cm<sup>2</sup> for a 10 nm ribbon under a 30 nm Si/HfO<sub>2</sub> core/shell nanowire with 0.5 nm SiO<sub>x</sub> and 2 nm

HfO<sub>2</sub> shell. Significantly, these value is already larger than the quantum capacitance ( $C_q \sim 2000 \text{ nF/cm}^2$ ) in graphene.<sup>35</sup> Taking the top-gate capacitance ( $C_{top}$ ) as being the series combination of the electrostatic capacitance ( $C_e$ ) and the quantum capacitance ( $C_q$ ), we can obtain  $C_{top} = C_q C_e / (C_e + C_q) = 1276 \text{ nF/cm}^2$ . Similarly, we can also calculate the back gate capacitance per area  $C_{back1} = 135 \text{ nF/cm}^2$  for section without top-gate metal electrode covering, and  $C_{back2} = 11.5 \text{ nF/cm}^2$  for the part with top-gate metal electrode covering. The substantial differences are due to the screening effect of the top-gate metal electrode that can significantly decrease (by  $\sim 1$  order of magnitude) the spreading electric field from the back gate. Based on these calculations, a capacitance ratio between the top-gate and the back-gate configuration can be obtained:  $(C_{Top} \cdot W \cdot L) / (C_{Back1} \cdot W \cdot (L - L_{top}) + C_{Back2} \cdot W \cdot L_{top}) = \sim 18.5$ , where,  $W$  is the GNR width,  $L$  is the whole channel length,  $L_{top}$  is width of top-gate metal electrode. To experimentally confirm this capacitance ratio, we have measured the device conductance as a function of both  $V_{BG}$  and  $V_{TG}$  bias (Fig. 4f). This measurements give threshold voltage ( $V_t$ ) shifts in the top-gate configuration as a function of the applied  $V_{BG}$  (Fig. 4f), which can yield the experimental capacitance ratio between top-gate and back-gate configuration,  $C_{TG}/C_{BG} \approx 20$ , consistent with finite element calculation described above. This capacitance ratio is also roughly consistent with the transconductance ratio between the top- and back-gate configurations. Based on these capacitance analyses, we can

calculate the hole mobility in the GNR device to be  $\mu = \frac{g_m L}{C_{top} V_{ds} W} = 880 \text{ cm}^2/\text{Vs}$ , comparable to the best values reported in GNR transistors.<sup>29</sup>


It is interesting to compare the top-gated GNR devices with the state-of-the-art silicon MOSFETs. The effective *on*-current  $I_{on}$  for a transistor is usually characterized at  $V_{ds} = V_{g(on-off)} = V_{dd}$ , where  $V_{g(on-off)}$  is the gate voltage swing from off- to on-state and  $V_{dd}$  is the power supply voltage. Considering  $V_{ds} = V_{g(on-off)} = V_{dd} = 1\text{V}$ , the  $I_{on}$  of our device at  $V_{ds} = 1\text{V}$  and  $1\text{V}$  gate swing from the off state is  $\sim 27\mu\text{A}$ . Taking the channel width of the GNRs  $\sim 10 \text{ nm}$ , we obtain the scaled values of  $I_{on}$  and  $g_m$  of our device to be  $\sim 2.7 \text{ mA } \mu\text{m}^{-1}$  and  $\sim 3.2 \text{ mS } \mu\text{m}^{-1}$ , exceeding the typical values in sub-100-nm silicon p-MOSFET and n-MOSFET ( $0.7 \text{ mA } \mu\text{m}^{-1}$  and  $0.8 \text{ mS } \mu\text{m}^{-1}$  for p-MOSFET, and  $1.66 \text{ mA } \mu\text{m}^{-1}$  and  $1.3 \text{ mS } \mu\text{m}^{-1}$  for n-MOSFET) employing high- $k$  dielectrics,<sup>36</sup> and is the highest value reported for GNR transistors.<sup>29</sup> This is significant because high transconductance is critical to the performance of transistors and voltage gains of transistor-based devices including amplifiers and logic gates.

In conclusion, we have described a rational strategy to integrate pristine graphene with ultra-thin high- $k$  dielectrics, and for the first time demonstrated the fabrication of high performance top-gated GNR transistors with a dielectric thickness as small as  $2 \text{ nm}$ . This method opens a new avenue to integrate high- $k$  dielectrics on graphene with a precise control of dielectric thickness and quality, and can thus open a new avenue to high performance graphene electronics to impact broadly from high speed circuits to flexible electronics.


## References

1. Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA. Science. 2004; 306:666–669. [PubMed: 15499015]
2. Bunch JS, Yaish Y, Brink M, Bolotin K, McEuen PL. Nano Lett. 2005; 5:287–290. [PubMed: 15794612]
3. Novoselov KS, Geim AK, Morozov SV, Jiang D, Katsnelson MI, Grigorieva IV, Dubonos SV, Firsov AA. Nature. 2005; 438:197–200. [PubMed: 16281030]
4. Zhang YB, Tan YW, Stormer HL, Kim P. Nature. 2005; 438:201–204. [PubMed: 16281031]


5. Berger C, Song ZM, Li XB, Wu XS, Brown N, Naud C, Mayou D, Li TB, Hass J, Marchenkov AN, Conrad EH, First PN, de Heer WA. *Science*. 2006; 312:1191–1196. [PubMed: 16614173]
6. Bolotin KI, Sikes KJ, Jiang Z, Klima M, Fudenberg G, Hone J, Kim P, Stormer HL. *Solid State Commun*. 2008; 146:351–355.
7. Geim AK, Novoselov KS. *Nature Mater*. 2007; 6:183–191. [PubMed: 17330084]
8. Son YW, Cohen ML, Louie SG. *Phys Rev Lett*. 2006; 97:216803. [PubMed: 17155765]
9. Bai JW, Zhong X, Jiang S, Huang Y, Duan XF. *Nature Nanotech*. 2010; 5:190–194.
10. Chen ZH, Lin YM, Rooks MJ, Avouris P. *Physica E*. 2007; 40:228–232.
11. Han MY, Ozyilmaz B, Zhang YB, Kim P. *Phys Rev Lett*. 2007; 98:206805. [PubMed: 17677729]
12. Li XL, Wang XR, Zhang L, Lee SW, Dai HJ. *Science*. 2008; 319:1229–1232. [PubMed: 18218865]
13. Wang HM, Wu YH, Ni ZH, Shen ZX. *Appl Phys Lett*. 2008; 92:053504.
14. Bai JW, Duan XF, Huang Y. *Nano Lett*. 2009; 9:2083–2087. [PubMed: 19344151]
15. Jiao LY, Zhang L, Wang XR, Diankov G, Dai HJ. *Nature*. 2009; 458:877–880. [PubMed: 19370031]
16. Kosynkin DV, Higginbotham AL, Sinitskii A, Lomeda JR, Dimiev A, Price BK, Tour JM. *Nature*. 2009; 458:872–U5. [PubMed: 19370030]
17. Ponomarenko LA, Schedin F, Katsnelson MI, Yang R, Hill EW, Novoselov KS, Geim AK. *Science*. 2008; 320:356–358. [PubMed: 18420930]
18. Liao L, Bai JW, Qu YQ, Huang Y, Duan XF. *Nanotech*. 2010; 21:015705.
19. Han MY, Brant JC, Kim P. *Phys Rev Lett*. 2010; 104:056801. [PubMed: 20366782]
20. Molitor F, Stampfer C, Guttinger J, Jacobsen A, Ihn T, Ensslin K. *Semicond Sci Tech*. 2010; 25:034002.
21. Lemme MC, Echtermeyer TJ, Baus M, Kurz H. *IEEE Electron Dev Lett*. 2007; 28:282–284.
22. Lee BK, Park SY, Kim HC, Cho K, Vogel EM, Kim MJ, Wallace RM, Kim JY. *Appl Phys Lett*. 2008; 92:203102.
23. Wang XR, Tabakman SM, Dai HJ. *J Am Chem Soc*. 2008; 130:8152–8153. [PubMed: 18529002]
24. Xuan Y, Wu YQ, Shen T, Qi M, Capano MA, Cooper JA, Ye PD. *Appl Phys Lett*. 2008; 92:013101.
25. Lin YM, Chiu HY, Jenkins KA, Farmer DB, Avouris P, Valdes-Garcia A. *IEEE Electron Dev Lett*. 2010; 31:68–70.
26. Lin YM, Jenkins KA, Valdes-Garcia A, Small JP, Farmer DB, Avouris P. *Nano Lett*. 2009; 9:422–426. [PubMed: 19099364]
27. Farmer DB, Chiu HY, Lin YM, Jenkins KA, Xia FN, Avouris P. *Nano Lett*. 2009; 9:4474–4478. [PubMed: 19883119]
28. Liao L, Bai JW, Qu YQ, Lin YC, Li YJ, Huang Y, Duan XF. *Proc Natl Acad Sci USA*. 2010 In press.
29. Liao L, Bai JW, Lin YC, Qu YQ, Huang Y, Duan XF. *Adv Mater*. 2010; 22:1002/adma.200904415
30. Cho MJ, Park J, Park HB, Hwang CS, Jeong J, Hyun KS. *Appl Phys Lett*. 2002; 81:334–336.
31. Kukli K, Ritala M, Sajavaara T, Keinonen J, Leskela M. *Chem Vapor Depos*. 2002; 8:199–204.
32. Mitchell DRG, Aidla A, Aarik J. *Appl Surf Sci*. 2006; 253:606–617.
33. Lu J, Aarik J, Sundqvist J, Kukli K, Harsta A, Carlsson JO. *J Cryst Growth*. 2005; 273:510–514.
34. Hong JH, Moon TH, Myoung JM. *Microelectron Eng*. 2004; 75:263–268.
35. Meric I, Han MY, Young AF, Ozyilmaz B, Kim P, Shepard KL. *Nature Nanotech*. 2008; 3:654–659.
36. Chau R, Datta S, Doczy M, Doyle B, Kavalieros J, Metz M. *IEEE Electron Dev Lett*. 2004; 25:408–410.



**Fig. 1.** Schematic illustration of the fabrication process to obtain top-gated graphene transistors using Si/HfO<sub>2</sub> coreshell nanowires as the etching mask and top-gate. (a) and (e), An Si/HfO<sub>2</sub> coreshell nanowire is aligned on top of graphene using a dry-transfer process, and the source-drain electrodes are fabricated by electron-beam lithography. (b) and (f), Oxygen plasma etch is used to remove the unprotected graphene, leaving only the GNR underneath the nanowire connected to two large graphene blocks underneath the source and drain electrodes. (c) and (g), The top-half of the HfO<sub>2</sub> shell was etched away using argon plasma to expose the silicon core gate for contact to external electrode. (d) and (h), The top gate electrode is defined through lithography and metallization process.




**Fig. 2.** TEM characterization of Si/HfO<sub>2</sub> coreshell nanowires. (a) Schematic illustration of the synthesis of Si/HfO<sub>2</sub> coreshell nanowires. Highly doped p-type silicon nanowire arrays were synthesized using catalytic chemical vapour deposition. Atomic layer deposition was used to grow HfO<sub>2</sub> shell with controlled thickness. (b) TEM and (c) HRTEM images of Si/HfO<sub>2</sub> coreshell nanowires.



**Fig. 3.** Characterization of the graphene/HfO<sub>2</sub> interface. (a) A SEM image of a typical device. (b) A cross-section TEM image of the top gate stack. (c) A cross-section HRTEM image of the interface between nanowires and a multi-layers graphene, which indicate that the graphene layers are intimately integrated with the Si/HfO<sub>2</sub> nanowire without any obvious gap or impurities between them. A TEM image of multi-layer graphene device is shown here because it is very difficult to visualize the mono- or few-layer of graphene nanoribbon under the nanowire due to significant electron-beam damage while conducting TEM studies.





**Fig. 4.**

Room temperature electrical properties of the top-gated GNR device by using Si/HfO<sub>2</sub> coreshell nanowire as the top-gate. (a) Gate leakage current versus top-gate voltage. The leakage current is negligible within  $\pm 1$  V range. (b)  $I_{ds}$ - $V_{ds}$  output characteristics at variable top-gate voltage starting from 0.6 V at bottom to  $-1.0$  V at top in the step of  $-0.2$  V. (c) The transfer characteristics  $I_{ds}$ - $V_{TG}$  at  $V_{ds} = 0.10$  and  $1.0$  V. (d)  $I_{ds}$ - $V_{TG}$  and  $I_{ds}$ - $V_{BG}$  transfer characteristics at  $V_{ds} = 1$  V. (e) Transconductance as a function of top-gate voltage  $V_{TG}$  and back gate voltage  $V_{BG}$  (inset). (f) Two-dimensional plot of the device conductance at varying  $V_{BG}$  and  $V_{TG}$  bias, the unit in the colour scale is  $\mu\text{S}$ .