. 2011 Oct 12;5:117. doi: 10.3389/fnins.2011.00117
Copyright © 2011 Scholze, Schiefer, Partzsch, Hartmann, Mayr, Höppner, Eisenreich, Henker, Vogginger and Schüffny.
This is an open-access article subject to a non-exclusive license between the authors and Frontiers Media SA, which permits use, distribution and reproduction in other forums, provided the original authors and source are credited and other Frontiers conditions are complied with.
Figure 6.
Block diagram of the logical FPGA structure (Hartmann et al., 2010).