Skip to main content
. 2011 Oct 12;5:117. doi: 10.3389/fnins.2011.00117

Figure 9.

Figure 9

Delay measurement of the FPGA–DNC–HICANN connection. (A) sent/received spikes (B) measured delays (C) delay jitter.