Skip to main content
. 2009 Oct 21;9(10):8336–8348. doi: 10.3390/s91008336

Figure 2.

Figure 2.

(a) The chip containing the testkeys of the proposed ISFET; (b) The packaged chip after post-CMOS process; (c) The schematic of the noise measurement system.