Skip to main content
. 2012 May 10;12(5):6244–6268. doi: 10.3390/s120506244

Figure 14.

Figure 14.

The timing diagram for the operations of the proposed architecture: (a) q > 2bp + s; (b) q < 2bp + s.