Skip to main content
. 2012 May 10;12(5):6244–6268. doi: 10.3390/s120506244

Figure 23.

Figure 23.

The CPU time of the NIOS-based SOPC system using the proposed architecture as the hardware accelerator for various numbers of training iterations with m = 16 × 16 and p = 7.