Skip to main content
. 2012 Aug 16;2:585. doi: 10.1038/srep00585

Figure 5.

Figure 5

Voltage input to memory word lines and bit lines during (a) the read/reset/write 1 or (b) the write 0 process.