Skip to main content
. 2012 Oct 29;12(11):14467–14488. doi: 10.3390/s121114467

Figure 4.

Figure 4.

(a) SEM cross section of the on-chip electrode array (b) Cross section of CMOS process (c) CMOS electrode and post-processing modification with ENIG.