Skip to main content
. 2008 Oct 23;8(10):6566–6594. doi: 10.3390/s8106566

Figure 22.

Figure 22.

(a) CMOS BDJ APS architecture, (b) its corresponding timing diagram obtained from simulation and (c) its layout.