Skip to main content
. 2013 Jul 26;3:2295. doi: 10.1038/srep02295

Figure 2. Illustration of release process of single μTag device starting with (a) device encapsulated with top SiO2 passivation, (b) well patterning of bottom passivation layer, and (c) device released to bottom of well after Si substrate etch.

Figure 2