Skip to main content
. Author manuscript; available in PMC: 2014 Aug 7.
Published in final edited form as: Phys Med Biol. 2013 Jul 8;58(15):10.1088/0031-9155/58/15/5049. doi: 10.1088/0031-9155/58/15/5049

Figure 5.

Figure 5

Circuit diagram of a multiplexed gated integrator PWM front-end readout circuit for two PS-SSPMs (A and B). Four of the “PWM Generator” blocks were used to readout the two PS-SSPMs. This circuit was used for the “Gated PWM” data acquisition modes.