Skip to main content
. 2014 Feb 18;14(2):3172–3187. doi: 10.3390/s140203172

Figure 1.

Figure 1.

Setup consisting of one sender and one receiver. FPGA, field programmable gate array.