Skip to main content
. 2014 Feb 18;14(2):3172–3187. doi: 10.3390/s140203172

Figure 10.

Figure 10.

DSSS sender logic with multiple outputs and one synchronization line.