Skip to main content
. Author manuscript; available in PMC: 2015 Jul 21.
Published in final edited form as: Lab Chip. 2014 Jul 21;14(14):2469–2479. doi: 10.1039/c4lc00193a

Fig. 4.

Fig. 4

(a) Time dependence of series resistance (left) and series conductance (right) (b) Time evolution of double layer capacitance (left) and Geometry capacitance (right) for n0 = 10 µM and V0 = 3 µL.