Skip to main content
. 2014 May 30;15:165. doi: 10.1186/1471-2105-15-165

Figure 10.

Figure 10

Resulting speedup of the proposed COPS implementation over HMMER ViterbiFilter, obtained on the Intel Core i7 (32 KB of L1D cache).