Skip to main content
. 2014 Dec 15;4:7491. doi: 10.1038/srep07491

Figure 3. Simulated symbol sequence for three-input multicasted 40-Gbaud (160-Gbit/s) hexadecimal addition/subtraction using a silicon-organic hybrid slot waveguide.

Figure 3