Skip to main content
. 2015 Aug 26;5:13457. doi: 10.1038/srep13457

Figure 5. Sequential writing of two memory bits, with supply voltage VDD = 28 V.

Figure 5

WL1 and WL2 are offset by 20 V and 40 V, respectively.