Skip to main content
. 2015 Aug 18;15(8):20232–20249. doi: 10.3390/s150820232

Figure 4.

Figure 4

(a) I-V characteristics of fabricated FET membrane with a gate electrode pad; (b) Top view of the fabricated FET membrane with a gate electrode pad.