Skip to main content
. 2015 Oct 2;9:357. doi: 10.3389/fnins.2015.00357

Figure 3.

Figure 3

(A) High-level schematic of a neuron tile. (B) More detailed schematics of the high voltage pre- and post-synaptic interfaces in the neuron tile.