Skip to main content
. 2015 Nov 3;5:15965. doi: 10.1038/srep15965

Figure 4.

Figure 4

Schematic diagram of the memory cell at the pristine (upper panel), LRS (middle panel) and HRS (lower panel) of the device with tTaO of (a) 0.5 nm (b) 1.5 nm. (c) Electric field distribution, calculated by COMSOL package. (d) Schematic diagrams depicting abnormal SET (upper two panels), and abnormal RESET (lower two panels) behaviors.