Skip to main content
. 2016 Jan 6;9:484. doi: 10.3389/fnins.2015.00484

Figure 2.

Figure 2

A typical SRAM array. Each row/wordline must be accessed sequentially.