Skip to main content
. 2016 Jan 14;9:516. doi: 10.3389/fnins.2015.00516

Figure 2.

Figure 2

Sample Maxeler systems the NeuroFlow neural simulator run on. Upper left: A single system board containing one FPGA; upper right: workstation with a single FPGA card; bottom: a 1U server unit.