Skip to main content
. 2016 Mar 19;16(3):405. doi: 10.3390/s16030405

Figure 8.

Figure 8

Figure 8

Output errors on different loading points compared with Point 1: (a) errors in Circuit X under FX; (b) errors in Circuit Y under FY; (c) errors in Circuit Z under FZ.