Skip to main content
. Author manuscript; available in PMC: 2017 Feb 1.
Published in final edited form as: IEEE Trans Nucl Sci. 2015 Dec 10;63(1):52–60. doi: 10.1109/TNS.2015.2491918

Figure 7.

Figure 7

Diagram of the data acquisition flow. Each of the four tracker V boards has one FPGA and 12 ASICs whereas each of the four T boards has two FPGAs and 24 ASICs.