Fig. 10.

Pulse timing diagram for the different indicated circuit locations in the Δt control logic circuit (part A) shown in Fig. 9.

Pulse timing diagram for the different indicated circuit locations in the Δt control logic circuit (part A) shown in Fig. 9.