Fig. 25.

Pulse timing diagram that applies to a calibration of the gated integrator. The output of the integrator should ideally be a pulse with an amplitude directly proportional to the sum of the amplitudes of the cahbration pulses that occur during the gate pulse.