Skip to main content
. 2016 Sep 21;16(9):1551. doi: 10.3390/s16091551

Figure 5.

Figure 5

Schematic diagram of the FPGA based lock in amplifier.