Skip to main content
. 2016 Dec 1;11(12):e0167162. doi: 10.1371/journal.pone.0167162

Fig 5. The design of the counter circuit.

Fig 5

The two components of the design are the falling edge pulse detector circuit shown in Fig 1 and the lambda memory switch.