Skip to main content
. 2017 Jan 12;13(1):e1005268. doi: 10.1371/journal.pcbi.1005268

Fig 10. The processor activity map.

Fig 10

For each of three behavioral states we plotted all the activities. Each transistor’s activity is normalized to zero-mean and unit variance and plotted as a function of time.