Figure 3.
(a) Transfer behavior for constant VD (50 mV and 1 V) of planar FETs and SiNW FETs. (b) Electrical output characterization of planar FETs and SiNW FETs. The gate voltage is varied from 0 to 2 V in steps of 0.25 V.
Official websites use .gov
A
.gov website belongs to an official
government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you've safely
connected to the .gov website. Share sensitive
information only on official, secure websites.