Skip to main content
. 2016 Dec 7;117(2):796–837. doi: 10.1021/acs.chemrev.6b00215

Figure 15.

Figure 15

Schematic representation of the device architecture with three active layers and the energy-level diagram of the active layers illustrating an interlayer FRET from SubPc to SubNc followed by hole transfer to α-6T and charge extraction. Reprinted with permission from ref (28). Copyright 2014 Nature Publishing Group.