Figure 7.

Phase pattern schemes at SDM level for an SDM with six stacks: compared to the default sensor die clocking where no phase shift is applied (a) is a sensor die clock pattern with ${180}^{°}$ clock phase shifts for complete stacks (stack level) to obtain a checkerboard pattern (b).