Skip to main content
. 2017 Apr 25;17(5):949. doi: 10.3390/s17050949

Figure 6.

Figure 6

(a) Output errors of circuit X under FX; (b) Output errors of circuit Y under FY; (c) Output errors of circuit Z under FZ.