Skip to main content
. 2017 Sep 15;17(9):2131. doi: 10.3390/s17092131

Figure 5.

Figure 5

Detailed block diagram of the proposed readout circuit, including the SAW and its driver in the center, the PLL in the upper-left part, the quadrature signal generator in the right, and the phase difference detecting circuit in the lower-left part).