Skip to main content
. 2017 Dec 14;8:2689–2710. doi: 10.3762/bjnano.8.269

Figure 7.

Figure 7

Realization of a dc bias voltage source in RSFQ circuitry.