. 2018 Apr 10;12:213. doi: 10.3389/fnins.2018.00213
Copyright © 2018 Wang, Thakur and van Schaik.
This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.
Figure 9.
The structure of the memory bus controller.