Skip to main content
. 2018 Jun 27;8:9764. doi: 10.1038/s41598-018-27949-2

Figure 5.

Figure 5

Room temperature hysteresis loops for the as-prepared (a) and annealed samples (b,c).