Skip to main content
. 2019 Mar 25;9:5081. doi: 10.1038/s41598-019-41508-3

Figure 6.

Figure 6

(a) Experimental device retention as a function of SiO2 thickness (2 different regions are observed); (b) Simulated E-d2 characteristics in Pt/LiCoO2/SiO2/Si stacks without an external voltage (d2 ≤ 10 nm); (c) Simulated E-d2 characteristic in Pt/LiCoO2/SiO2/Si stacks without an external voltage (10 nm < d2 ≤ 40 nm)